Altium PCB Designer
Altium Designer Notebook
Pages
(Move to ...)
Home
A to Z
Shortcut Keys
Parts DbLib
Welcome
▼
Showing posts with label
High Voltage Design Rules
.
Show all posts
Showing posts with label
High Voltage Design Rules
.
Show all posts
Friday, June 16, 2017
High Voltage - Explicit Design Rules
›
Outer Layer Rule "HV to LV : For Designs with NO Inner Layer Vias (uVias or Buried Vias) Example: For Designs with Only Thru-Hole and...
›
Home
View web version
