For Xilinx Vivado® 2017.4:
Open the implemented design in Vivado.
Select File » Export » Export I/O Ports.
In the Export I/O Ports dialog, specify
csv as type of I/O port to generate, and click OK.To Export from Altium > Right Click on FPGA > Select Pin Mapping > Export
That's It !
